


EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	0	((rtl with ("C" "C++" "C/C++" behavior\$2)) and (processor with (develop\$4 creat\$3 design\$3 configur\$5)) and (cache with size) and (instruction code program file description)).clm. and "716"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/10/04 08:02
L2	0	((rtl with ("C" "C++" "C/C++" behavior\$2)) and (processor with (develop\$4 creat\$3 design\$3 configur\$5)) and (cache with (siz\$3 area proportion range value)) and (instruction code program file description)).clm. and "716"/\$.ccls.	US-PGPUB	OR	ON	2007/10/04 08:04



Home | Login | Logout | Access Information | Alerts | Purchase History | Cart | Sitemap | Feedback

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)
[SUPPORT](#)

Results for "((rtl and ('c' or 'c++' or 'c/c++' or behavior\$2) and processor and (develop* or creat* or de...))"

e-mail printer

Your search matched **21** of **1665247** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

Search Options

[View Session History](#)

[New Search](#)

Modify Search

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

Key

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

[Select All](#) [Deselect All](#)

- ☐ **1. C for system level design**
 Arnout, G.;
Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings
 9-12 March 1999 Page(s):384 - 386
 Digital Object Identifier 10.1109/DATE.1999.761151
 AbstractPlus | Full Text: [PDF](#)(60 KB) **IEEE CNF**
 Rights and Permissions
- ☐ **2. RTL C-based methodology for designing and verifying a multi threaded processor**
 Semeria, L.; Seawright, A.; Mehra, R.; Ng, D.; Ekanayake, A.; Pan B.;
Design Automation Conference, 2002. Proceedings. 39th
 10-14 June 2002 Page(s):123 - 128
 Digital Object Identifier 10.1109/DAC.2002.1012606
 AbstractPlus | Full Text: [PDF](#)(824 KB) **IEEE CNF**
 Rights and Permissions
- ☐ **3. CyberWorkBench: integrated design environment based on C based behavior synthesis and verification**
 Wakabayashi, K.;
VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT). 2005 | VLSI-TSA International Symposium on
 27-29 April 2005 Page(s):173 - 176
 Digital Object Identifier 10.1109/VDAT.2005.1500048
 AbstractPlus | Full Text: [PDF](#)(269 KB) **IEEE CNF**
 Rights and Permissions
- ☐ **4. System design based on C/C++: what is needed and what is n**
 Gajski, D.D.;
Information Technology Interfaces, 2003. ITI 2003. Proceedings of 25th International Conference on

16-19 June 2003 Page(s):21

[AbstractPlus](#) | [Full Text: PDF\(174 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

- ☐ **5. Rapid scheduling of efficient VLSI architectures for next-generation HSDPA wireless system using Precision C synthesis**
Yuanbin Guo; Gang Xu; McCain, D.; Cavallaro, J.R.;
[Rapid Systems Prototyping, 2003. Proceedings. 14th IEEE International Workshop on](#)
9-11 June 2003 Page(s):179 - 185
[AbstractPlus](#) | [Full Text: PDF\(435 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

- ☐ **6. Building a common ESL design and verification methodology it just a dream?**
Bacchini, F.; Smith, G.; Hosseini, A.; Parikh, A.; Chin, H.T.; Urard, Girczyc, E.; Bloch, S.;
[Design Automation Conference, 2006 43rd ACM/IEEE](#)
24-28 July 2006 Page(s):370 - 371
[AbstractPlus](#) | [Full Text: PDF\(624 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

- ☐ **7. Simulation Bridge: a framework for multi-processor simulation**
Nagendra, G.D.; Kumar, V.G.P.; Sheshadri, B.S.;
[Hardware/Software Codesign, 2002. CODES 2002. Proceedings o](#)
[Tenth International Symposium on](#)
6-8 May 2002 Page(s):49 - 54
Digital Object Identifier 10.1109/CODES.2002.1003600
[AbstractPlus](#) | [Full Text: PDF\(481 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

- ☐ **8. A hardware/software co-simulation environment for micro-processor design with HDL simulator and OS interface**
Ito, Y.; Nakamura, Y.;
[Design Automation Conference 1997. Proceedings of the ASP-DA '97. Asia and South Pacific](#)
28-31 Jan. 1997 Page(s):377 - 382
Digital Object Identifier 10.1109/ASPDAC.1997.600243
[AbstractPlus](#) | [Full Text: PDF\(572 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

- ☐ **9. An RTL methodology to enable low overhead combinational testing**
Bhattacharya, S.; Dey, S.; Sengupta, B.;
[European Design and Test Conference, 1997. ED&TC 97. Procee](#)
17-20 March 1997 Page(s):146 - 152
Digital Object Identifier 10.1109/EDTC.1997.582349
[AbstractPlus](#) | [Full Text: PDF\(680 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

- ☐ **10. Platform-Based Behavior-Level and System-Level Synthesis**
Cong, J.; Yiping Fan; Guoling Han; Wei Jiang; Zhiru Zhang;
[International SOC Conference, 2006 IEEE](#)
Sept. 2006 Page(s):199 - 202
Digital Object Identifier 10.1109/SOCC.2006.283880
[AbstractPlus](#) | [Full Text: PDF\(100 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

11. Rapid embedded hardware/software system generation

- ☐ Peddersen, J.; Seng Lin Shee; Janapsatya, A.; Parameswaran, S
VLSI Design, 2005. 18th International Conference on
3-7 Jan. 2005 Page(s):111 - 116
Digital Object Identifier 10.1109/ICVD.2005.145
AbstractPlus | Full Text: [PDF\(184 KB\)](#) IEEE CNF
Rights and Permissions

- ☐ **12. A cycle accurate model for a DSP**
Hyeong Bae Park; Tae Hoon Kim; Chang Won Ryu; Hua Jun Chi;
Sung Park;
Strategic Technology, The 1st International Forum on
18-20 Oct. 2006 Page(s):328 - 331
Digital Object Identifier 10.1109/IFOST.2006.312321
AbstractPlus | Full Text: [PDF\(4028 KB\)](#) IEEE CNF
Rights and Permissions

- ☐ **13. SoC Design of Speaker Connection System by Efficient Cosimulation**
Song, Moonvin; Chung, Yunmo;
Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific
Conference on
4-7 Dec. 2006 Page(s):1083 - 1086
Digital Object Identifier 10.1109/APCCAS.2006.342309
AbstractPlus | Full Text: [PDF\(1131 KB\)](#) IEEE CNF
Rights and Permissions

- ☐ **14. Incas: a cycle accurate model of UltraSPARC**
Maturana, G.; Ball, J.L.; Gee, J.; Iyer, A.; O'Connor, J.M.;
Computer Design: VLSI in Computers and Processors, 1995. ICC
'95. Proceedings., 1995 IEEE International Conference on
2-4 Oct. 1995 Page(s):130 - 135
Digital Object Identifier 10.1109/ICCD.1995.528801
AbstractPlus | Full Text: [PDF\(592 KB\)](#) IEEE CNF
Rights and Permissions

- ☐ **15. Bit map control processor (BMCP) design**
Sumi, M.; Kai, N.; Tanaka, S.; Minagawa, T.; Nagashima, I.; Hamada,
Mori, J.;
Custom Integrated Circuits Conference, 1988., Proceedings of the
IEEE 1988
16-19 May 1988 Page(s):8.6/1 - 8.6/7
Digital Object Identifier 10.1109/CICC.1988.20826
AbstractPlus | Full Text: [PDF\(516 KB\)](#) IEEE CNF
Rights and Permissions

- ☐ **16. Virtual Prototyping of Embedded Platforms for Wireless and Multimedia**
Kogel, T.; Braun, M.;
Design, Automation and Test in Europe, 2006. DATE '06. Proceed
Volume 1, 6-10 March 2006 Page(s):1 - 6
AbstractPlus | Full Text: [PDF\(128 KB\)](#) IEEE CNF
Rights and Permissions

- ☐ **17. The design of a smart imaging core for automotive and consumer applications: a case study**
Alkadi, G.; Reyes, V.; Steux, B.; Jochalsky, J.; Hinz, T.; Gehrke, V
Kruijtzter, W.;
Hardware/Software Codesign and System Synthesis, 2005.
CODES+ISSS '05. Third IEEE/ACM/IFIP International Conference
Sept. 2005 Page(s):124 - 129

Digital Object Identifier 10.1145/1084834.1084870
AbstractPlus | Full Text: [PDF\(352 KB\)](#) IEEE CNF
Rights and Permissions

- ☐ **18. Bridging the gap between ISA compilers and silicon compiler challenge for future SoC design**
Gao, G.R.;
[System Synthesis, 2001. Proceedings. The 14th International Symposium on](#)
2001 Page(s):93
AbstractPlus | Full Text: [PDF\(36 KB\)](#) IEEE CNF
Rights and Permissions

- ☐ **19. On the design and verification methodology of the look-aside interface**
Habibi, A.; Ahmed, A.I.; Mohamed, O.A.; Tahar, S.;
[Design, Automation and Test in Europe, 2005. Proceedings](#)
2005 Page(s):290 - 295 Vol. 3
Digital Object Identifier 10.1109/DATE.2005.228
AbstractPlus | Full Text: [PDF\(192 KB\)](#) IEEE CNF
Rights and Permissions

- ☐ **20. Compiling to FPGAs via an EPIC compiler's intermediate representation**
Zhiguo Ge; Jirong Liao; Weng-Fai Wong;
[Field-Programmable Technology \(FPT\), 2003. Proceedings. 2003 IEEE International Conference on](#)
15-17 Dec. 2003 Page(s):431 - 434
Digital Object Identifier 10.1109/FPT.2003.1275795
AbstractPlus | Full Text: [PDF\(343 KB\)](#) IEEE CNF
Rights and Permissions

- ☐ **21. Fast hardware-software co-simulation using VHDL models**
Tabbara, B.; Sgroi, M.; Sangiovanni-Vincentelli, A.; Filippi, E.; Lavagno, L.;
[Design, Automation and Test in Europe Conference and Exhibition](#)
1999. Proceedings
9-12 March 1999 Page(s):309 - 316
Digital Object Identifier 10.1109/DATE.1999.761139
AbstractPlus | Full Text: [PDF\(652 KB\)](#) IEEE CNF
Rights and Permissions

[Help](#) [Contact Us](#) [Priv:](#)
[Security](#) [IEEE](#)

© Copyright 2006 IEEE
[Rights Res](#)

Indexed by
 Inspec